Author of the publication

Nonvolatile logic-in-memory array processor in 90nm MTJ/MOS achieving 75% leakage reduction using cycle-based power gating.

, , , , , , , , , , , , , and . ISSCC, page 194-195. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 3.14 um2 4T-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture., , , , , , , and . VLSIC, page 44-45. IEEE, (2012)Nonvolatile logic-in-memory array processor in 90nm MTJ/MOS achieving 75% leakage reduction using cycle-based power gating., , , , , , , , , and 4 other author(s). ISSCC, page 194-195. IEEE, (2013)Nonvolatile Logic-in-Memory LSI Using Cycle-Based Power Gating and its Application to Motion-Vector Prediction., , , , , , , , , and 4 other author(s). IEEE J. Solid State Circuits, 50 (2): 476-489 (2015)Challenges for non-volatile memory & logic manufacturing utilizing magnetic tunnel junction on 300 mm wafer.. ACM Great Lakes Symposium on VLSI, page 445-446. ACM, (2011)High-performance silicon photonics platform for low-power photonic integrated circuits., , and . MIXDES, page 17-18. IEEE, (2017)10.5 A 90nm 20MHz fully nonvolatile microcontroller for standby-power-critical applications., , , , , , , , , and 4 other author(s). ISSCC, page 184-185. IEEE, (2014)Fabrication of a magnetic tunnel junction-based 240-tile nonvolatile field-programmable gate array chip skipping wasted write operations for greedy power-reduced logic applications., , , , , , , , , and 1 other author(s). IEICE Electron. Express, 10 (23): 20130772 (2013)A 90nm 12ns 32Mb 2T1MTJ MRAM., , , , , , , , , and 10 other author(s). ISSCC, page 462-463. IEEE, (2009)Fingertip-Size Optical Module, Öptical I/O Core", and Its Application in FPGA., , , , , , , , , and 11 other author(s). IEICE Trans. Electron., 102-C (4): 333-339 (2019)A delay circuit with 4-terminal magnetic-random-access-memory device for power-efficient time- domain signal processing., , , , , , , , , and 5 other author(s). ISCAS, page 1588-1591. IEEE, (2014)