Author of the publication

An efficient hybrid synchronization technique for scalable multi-core instruction set simulations.

, , and . ASP-DAC, page 588-593. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Cycle count accurate memory modeling in system level design., , and . CODES+ISSS, page 287-294. ACM, (2009)A fast and accurate instruction-oriented processor simulation approach., , and . VLSI-DAT, page 1-5. IEEE, (2013)A basic-block power annotation approach for fast and accurate embedded software power estimation., , and . VLSI-SoC, page 118-123. IEEE, (2013)A non-intrusive timing synchronization interface for hardware-assisted HW/SW co-simulation., , , and . DAC, page 127-132. ACM, (2012)An activity-sensitive contention delay model for highly efficient deterministic full-system simulations., , and . DATE, page 1-6. European Design and Automation Association, (2014)A Very Compact Embedded CNN Processor Design Based on Logarithmic Computing., , , and . CoRR, (2020)A 100MHz real-time tone mapping processor with integrated photographic and gradient compression in 0.13 mum technology., , , , , , and . SiPS, page 25-30. IEEE, (2008)VIRA: a virtualization assisted deterministic system-level simulations., , and . SAC, page 596-598. ACM, (2020)Analytical Process Scheduling Optimization for Heterogeneous Multi-core Systems., and . CoRR, (2021)An Accurate Crowdsourcing-Based Adaptive Fall Detection Approach Using Smart Devices., , , and . ICHI, page 456-460. IEEE Computer Society, (2016)