( en | de | ru )

 

Disambiguation of "Kim, Mino"

Author of the publication

copydeleteadd this publication to your clipboard
A 1.74mW/GHz 0.11-2.5GHz fast-locking, jitter-reducing, 180° phase-shift digital DLL with a window phase detector for LPDDR4 memory controllers.

, , , , , , , , and . A-SSCC, page 1-4. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mino Zanchi

Lothar Minor

Harald Minow

Klaus Minol

Mirjam Minor

 

Other publications of authors with the same name

A 4266 Mb/s/pin LPDDR4 Interface With An Asynchronous Feedback CTLE and An Adaptive 3-Step Eye Detection Algorithm for Memory Controller., , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (12): 1894-1898 (2018)High-resolution and wide-dynamic range time-to-digital converter with a multi-phase cyclic Vernier delay line., , , , , , , and . ESSCIRC, page 311-314. IEEE, (2013)A 3.2 Gb/s 16-Channel Transmitter for Intra-Panel Interfaces, With Independently Controllable Output Swing, Common-Mode Voltage, and Equalization., , , , and . IEEE Access, (2018)A 1.74mW/GHz 0.11-2.5GHz fast-locking, jitter-reducing, 180° phase-shift digital DLL with a window phase detector for LPDDR4 memory controllers., , , , , , , , and . A-SSCC, page 1-4. IEEE, (2015)A 0.13pJ/bit, referenceless transceiver with clock edge modulation for a wired intra-BAN communication., , , , and . ISLPED, page 1-6. IEEE, (2017)Static-switching pulse domino: A switching-aware design technique for wide fan-in dynamic multiplexers., , , , , and . Integr., 45 (3): 253-262 (2012)A Controller PHY for Managed DRAM Solution With Damping-Resistor-Aided Pulse-Based Feed-Forward Equalizer., , , , , , and . IEEE J. Solid State Circuits, 56 (8): 2563-2573 (2021)An 8Gb/s adaptive DFE with level calibration using training data pattern for mobile DRAM interface., , , , , and . ISOCC, page 286-287. IEEE, (2017)A Sub-1.0-V On-Chip CMOS Thermometer With a Folded Temperature Sensor for Low-Power Mobile DRAM., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 63-II (6): 553-557 (2016)13.8 A 1a-nm 1.05V 10.5Gb/s/pin 16Gb LPDDR5 Turbo DRAM with WCK Correction Strategy, a Voltage-Offset-Calibrated Receiver and Parasitic Capacitance Reduction., , , , , , , , , and 20 other author(s). ISSCC, page 246-248. IEEE, (2024)