Author of the publication

Hierarchical buffered routing tree generation.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 21 (5): 554-567 (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Capturing and mitigating the NBTI effect during the design flow for extensible processors., , , , and . DTIS, page 94-97. IEEE, (2013)Gate Sizing and Replication to Minimize the Effects of Virtual Ground Parasitic Resistances in MTCMOS Designs., , and . ISQED, page 741-746. IEEE Computer Society, (2006)An improved logical effort model and framework applied to optimal sizing of circuits operating in multiple supply voltage regimes., , , and . ISQED, page 249-256. IEEE, (2014)Design and application of multimodal power gating structures., and . ISQED, page 120-126. IEEE Computer Society, (2009)Post Layout Speed-up by Event Elimination., , and . ICCD, page 211-216. IEEE Computer Society, (1997)Comparison between nMos Pass Transistor logic style vs. CMOS Complementary Cells., , and . ICCD, page 130-135. IEEE Computer Society, (1997)Maximizing Profit in Cloud Computing System via Resource Allocation., and . ICDCS Workshops, page 1-6. IEEE Computer Society, (2011)SLA-based Optimization of Power and Migration Cost in Cloud Computing., , and . CCGRID, page 172-179. IEEE Computer Society, (2012)Interconnect Energy Dissipation in High-Speed ULSI Circuits., and . VLSI Design, page 132-. IEEE Computer Society, (2002)Propagation Algorithm of Behavior Probability in Power Estimation Based on Multiple-Valued Logic., and . ISMVL, page 453-459. IEEE Computer Society, (2000)