Author of the publication

Lattice priority scheduling: Low-overhead timing-channel protection for a shared memory controller.

, , , , and . HPCA, page 382-393. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

SecDCP: secure dynamic cache partitioning for efficient timing channel protection., , , , and . DAC, page 74:1-74:6. ACM, (2016)Detection of trojans using a combined ring oscillator network and off-chip transient power analysis., , and . JETC, 9 (3): 25:1-25:20 (2013)Policy Transparency: Authorization Logic Meets General Transparency to Prove Software Supply Chain Integrity., , , and . SCORED@CCS, page 3-13. ACM, (2022)Timing channel protection for a shared memory controller., , and . HPCA, page 225-236. IEEE Computer Society, (2014)Low-overhead and high coverage run-time race detection through selective meta-data management., , , and . HPCA, page 96-107. IEEE Computer Society, (2014)Lattice priority scheduling: Low-overhead timing-channel protection for a shared memory controller., , , , and . HPCA, page 382-393. IEEE Computer Society, (2016)Secure Information Flow Verification with Mutable Dependent Types., , , and . DAC, page 6:1-6:6. ACM, (2017)Experimental analysis of a ring oscillator network for hardware Trojan detection in a 90nm ASIC., , and . ICCAD, page 37-42. ACM, (2012)Komodo: Using verification to disentangle secure-enclave hardware from software., , , and . SOSP, page 287-305. ACM, (2017)Detecting Hardware Trojans using On-chip Sensors in an ASIC Design., , , and . J. Electron. Test., 31 (1): 11-26 (2015)