Author of the publication

A System Level Processor/Communication Co-Exploration Methodology for Multi-Processor System-on-Chip Platform.

, , , , , , and . DATE, page 1256-1263. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Aliasing-Free Receiver with Variable Sample Rate Digital Feedback M/T NDA Timing Synchronization., , and . Wireless Personal Communications, 8 (2): 165-183 (1998)RTL Processor Synthesis for Architecture Exploration and Implementation., , , , , , , and . DATE, page 156-160. IEEE Computer Society, (2004)Methodical Low-Power ASIP Design Space Exploration., , and . VLSI Signal Processing, 33 (3): 229-246 (2003)Architecture exploration for embedded processors with LISA., , and . Kluwer, (2002)An information theoretic analysis of sequential decision-making., , , , and . ISIT, page 3050-3054. IEEE, (2017)Oversampling Increases the Pre-Log of Noncoherent Fading Channels., , , , and . CoRR, (2014)Flexibility and low power: a contradiction in terms?, , , and . ISLPED, page 375. ACM, (2006)Test Point Insertion for an Area Efficient BIST., and . ITC, page 515-523. IEEE Computer Society, (1995)Optimum vectorization of scalable synchronous dataflow graphs., , , and . ASAP, page 285-296. IEEE, (1993)A Generic Design Flow for Application Specific Processor Customization through Instruction-Set Extensions (ISEs)., , , and . SAMOS, volume 5657 of Lecture Notes in Computer Science, page 204-214. Springer, (2009)