( en | de | ru )

 

Disambiguation of "Sano, Kentaro"

Author of the publication

copydeleteadd this publication to your clipboard
Systolic Architecture for Computational Fluid Dynamics on FPGAs.

, , and . FCCM, page 107-116. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kentaro Harada

Kentaro Kusumi

Kentaro Azuma

Kazuhiko Sano

Shigeo Sano

 

Other publications of authors with the same name

FPGA-Based Scalable and Power-Efficient Fluid Simulation using Floating-Point DSP Blocks., and . IEEE Trans. Parallel Distributed Syst., 28 (10): 2823-2837 (2017)Extending High-Level Synthesis with High-Performance Computing Performance Visualization., , , , and . CLUSTER, page 371-380. IEEE, (2020)FPGA-based tsunami simulation: Performance comparison with GPUs, and roofline model for scalability analysis., , , and . J. Parallel Distributed Comput., (2017)Multi-sensor location estimation for illegal cell-phone use in real-life indoor environment., , , , , , , and . ICCS, page 80-84. IEEE, (2012)Scalability analysis of tightly-coupled FPGA-cluster for lattice Boltzmann computation., , and . FPL, page 120-127. IEEE, (2012)Evaluating power and energy consumption of FPGA-based custom computing machines for scientific floating-point computation., , , and . FPT, page 301-304. IEEE, (2008)Hardware Support for Concurrent Execution of Loops Containing Loop-carried Data Dependences., , and . IASTED PDCS, page 718-723. IASTED/ACTA Press, (2002)Bandwidth Compression of Floating-Point Numerical Data Streams for FPGA-Based High-Performance Computing., , and . ACM Trans. Reconfigurable Technol. Syst., 10 (3): 18:1-18:22 (2017)Experimental Survey of FPGA-Based Monolithic Switches and a Novel Queue Balancer., , , and . IEEE Trans. Parallel Distributed Syst., 34 (5): 1621-1634 (May 2023)Exploration Framework for Synthesizable CGRAs Targeting HPC: Initial Design and Evaluation., , , , , and . IPDPS Workshops, page 639-646. IEEE, (2022)