( en | de | ru )

 

Disambiguation of "Banerjee, Prithviraj"

Author of the publication

copydeleteadd this publication to your clipboard
A Matrix-Based Approach to the Global Locality Optimization Problem.

, , , and . IEEE PACT, page 306-313. IEEE Computer Society, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Prithviraj Sen

Abhishek Banerjee

Prabuddha Banerjee

Nandakishore Banerjee

Mita Banerjee

 

Other publications of authors with the same name

Global optimization techniques for automatic parallelization of hybrid applications., and . ICS, page 166-180. ACM, (2001)Multi-state Discriminative Video Segment Selection for Complex Event Classification., and . ACCV (5), volume 9007 of Lecture Notes in Computer Science, page 162-177. Springer, (2014)Interprocedural Array Redistribution Data-Flow Analysis., , and . LCPC, volume 1239 of Lecture Notes in Computer Science, page 435-449. Springer, (1996)The MAGICA Type Inference Engine for MATLAB., and . CC, volume 2622 of Lecture Notes in Computer Science, page 121-125. Springer, (2003)Performance Measurement and Trace Driven Simulation of Parallel CAD and Numeric Applications on a Hypercube Multicomputer., and . IEEE Trans. Parallel Distributed Syst., 3 (4): 451-464 (1992)Task scheduling for exploiting parallelism and hierarchy in VLSI CAD algorithms., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 12 (5): 557-567 (1993)A Multivalued Algebra For Modeling Physical Failures in MOS VLSI Circuits., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 4 (3): 312-321 (1985)Improving Locality Using a Graph-Based Technique for Detecting Memory Layouts of Arrays., , , and . PPSC, (1999)Automatic Parallelization of Compiled Event Driven VHDL Simulation., , and . IEEE Trans. Computers, 51 (4): 380-394 (2002)The Design, Analysis and Simulation of a Fault-Tolerant Interconnection Network Supporting the Fetch-and-Add Primitive., and . IEEE Trans. Computers, 38 (1): 30-46 (1989)