( en | de | ru )

 

Disambiguation of "Linn, Eike"

Author of the publication

copydeleteadd this publication to your clipboard
In-memory adder functionality in 1S1R arrays.

, , , , and . ISCAS, page 1338-1341. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Eike Cyrus Linn

Renate Linn

Manfred Linn

Claudia Linn

Alexander Linn

 

Other publications of authors with the same name

Efficient complementary resistive switch-based crossbar array Booth multiplier., , , and . Microelectron. J., (2017)Memristive Sorting Networks Enabled by Electrochemical Metallization Cells., , , , and . Int. J. Unconv. Comput., 12 (4): 303-317 (2016)Study of Memristive Associative Capacitive Networks for CAM Applications., , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 5 (2): 153-161 (2015)A Complementary Resistive Switch-based Crossbar Array Adder., , , and . CoRR, (2014)The Programmable Logic-in-Memory (PLiM) computer., , , , , , and . DATE, page 427-432. IEEE, (2016)Simulation of TaOx-based complementary resistive switches by a physics-based memristive model., , , , , and . ISCAS, page 1420-1423. IEEE, (2014)In-memory adder functionality in 1S1R arrays., , , , and . ISCAS, page 1338-1341. IEEE, (2015)Simulation and comparison of two sequential logic-in-memory approaches using a dynamic electrochemical metallization cell model., , , and . Microelectron. J., 45 (11): 1416-1428 (2014)Efficient implementation of multiplexer and priority multiplexer using 1S1R ReRAM crossbar arrays., , , , and . MWSCAS, page 1-4. IEEE, (2016)Memristive nano-crossbar arrays enabling novel computing paradigms.. ISCAS, page 2596-2599. IEEE, (2014)