Author of the publication

Low-power amplitude modulator for wireless application using underlap double-gate metal-oxide-semiconductor field-effect transistor.

, , , and . IET Circuits Devices Syst., 10 (3): 201-208 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low-power amplitude modulator for wireless application using underlap double-gate metal-oxide-semiconductor field-effect transistor., , , and . IET Circuits Devices Syst., 10 (3): 201-208 (2016)Implementation of Low Power Programmable Flash ADC Using IDUDGMOSFET., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (7): 844-848 (2018)A Low-Voltage, Low-Power 4-bit BCD Adder, designed using the Clock Gated Power Gating, and the DVT Scheme., , , and . CoRR, (2013)Implementation of the Cluster Based Tunable Sleep Transistor Cell Power Gating Technique for a 4x4 Multiplier Circuit., , , , and . CoRR, (2013)Impact of lateral straggle on analog and digital circuit performance using independently driven underlap DG-MOSFET., , , , and . Microelectron. J., 46 (11): 1082-1090 (2015)Circuit performance analysis of graded doping of channel of DGMOS with high-k gate stack for analogue and digital application., , , , and . IET Circuits Devices Syst., 13 (3): 337-343 (2019)Design and Analysis of a Robust, High Speed, Energy Efficient 18 Transistor 1-bit Full Adder Cell, Modified with the Concept of MVT Scheme., , , , and . ISED, page 130-134. IEEE, (2012)A 4-bit Asynchronous Binary Search ADC for Low Power, High Speed Applications., , , , and . ISED, page 28-32. IEEE, (2012)Study on effect of back oxide thickness variation in FDSOI MOSFET on analogue circuit performance., , , and . IET Circuits Devices Syst., 10 (6): 497-503 (2016)