Author of the publication

A DTC-Based Subsampling PLL Capable of Self-Calibrated Fractional Synthesis and Two-Point Modulation.

, , , , , , and . IEEE J. Solid State Circuits, 51 (12): 3078-3092 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

2.2 A +70dBm IIP3 single-ended electrical-balance duplexer in 0.18um SOI CMOS., , , , , , and . ISSCC, page 1-3. IEEE, (2015)A linear 28nm CMOS digital transmitter with 2×12bit up to LO baseband sampling and -58dBc C-IM3., , , , , and . ESSCIRC, page 379-382. IEEE, (2014)A Fractional-n subsampling PLL based on a digital-to-time converter., , , and . MIPRO, page 66-71. IEEE, (2016)A 9.1-12.7 GHz VCO in 28nm CMOS with a bottom-pinning bias technique for digital varactor stress reduction., , , and . ESSCIRC, page 83-86. IEEE, (2014)A 10-bit, 550-fs step Digital-to-Time Converter in 28nm CMOS., , , and . ESSCIRC, page 79-82. IEEE, (2014)A 42 mW 200 fs-Jitter 60 GHz Sub-Sampling PLL in 40 nm CMOS., , , , , and . IEEE J. Solid State Circuits, 50 (9): 2025-2036 (2015)A Wideband Beamforming Lowpass Filter for 60 GHz Phased-Array Receivers., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (9): 2324-2333 (2015)A wideband beamformer for a phased-array 60GHz receiver in 40nm digital CMOS., , , and . ISSCC, page 40-41. IEEE, (2010)CMOS low-power transceivers for 60GHz multi Gbit/s communications., , , , , , , , , and 7 other author(s). CICC, page 1-8. IEEE, (2013)A digitally controlled compact 57-to-66GHz front-end in 45nm digital CMOS., , and . ISSCC, page 492-493. IEEE, (2009)