( en | de | ru )

 

Disambiguation of "Sridharan, Vilas"

Author of the publication

copydeleteadd this publication to your clipboard
Design and Analysis of an APU for Exascale Computing.

, , , , , , , , , , , , , , , , , and . HPCA, page 85-96. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sridharan Balakrishna

Ramesh Sridharan

Aswinkumar Sridharan

Joao Marcelo Prado Vilas-Boas

Alcy Vilas-Boas

 

Other publications of authors with the same name

Eliminating microarchitectural dependency from Architectural Vulnerability., and . HPCA, page 117-128. IEEE Computer Society, (2009)A Configurable and Strong RAS Solution for Die-Stacked DRAM Caches., , , and . IEEE Micro, 34 (3): 80-90 (2014)Soteria: Towards Resilient Integrity-Protected and Encrypted Non-Volatile Memories., , , and . MICRO, page 1214-1226. ACM, (2021)Resilient die-stacked DRAM caches., , , and . ISCA, page 416-427. ACM, (2013)Measuring the performance impact of permanent faults in modern microprocessor architectures., , , and . IOLTS, page 181-184. IEEE, (2013)Feng shui of supercomputer memory: positional effects in DRAM and SRAM faults., , , , and . SC, page 22:1-22:11. ACM, (2013)Evaluating the Resilience of Parallel Applications., , , , , and . DFT, page 1-6. IEEE Computer Society, (2018)Automating DRAM Fault Mitigation By Learning From Experience., , , , , and . DSN Workshops, page 137-140. IEEE Computer Society, (2017)Improving DRAM Fault Characterization through Machine Learning., , , , , , , and . DSN Workshops, page 250-253. IEEE Computer Society, (2016)Lessons learned from memory errors observed over the lifetime of Cielo., , , , , and . SC, page 43:1-43:12. IEEE / ACM, (2018)