( en | de | ru )

 

Disambiguation of "de Souza, Samuel Xavier"

Author of the publication

copydeleteadd this publication to your clipboard
Exploring Multi-core Design Space: Heracles vs. Rocket Chip Generator.

, and . J. Comput., 13 (5): 555-563 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Philippe De Souza

Ana Leticia /de Souza Vanz

Gustavo Henrique de Souza Dias

João Batista Souza de Oliveira

Pedro De Souza Rocha Simonini

 

Other publications of authors with the same name

Optimisation and robustness of cellular neural networks.. Katholieke Universiteit Leuven, Belgium, (2007)base-search.net (ftunivleuven:oai:lirias.kuleuven.be:1979/898).A Machine Learning-Based Framework for Throughput Estimation of Time-Varying Applications in Multi-Core Servers., , , , , and . VLSI-SoC, page 211-216. IEEE, (2019)A QoS and Container-Based Approach for Energy Saving and Performance Profiling in Multi-Core Servers., , , , , , and . VLSI-SoC, page 230-231. IEEE, (2019)Auto Tuning for OpenMP Dynamic Scheduling applied to FWI., , , , , and . CoRR, (2024)When parallel speedups hit the memory wall., , , and . CoRR, (2019)Evaluating the effects of reducing voltage margins for energy-efficient operation of MPSoCs., , , and . CoRR, (2022)Exploring Multi-core Design Space: Heracles vs. Rocket Chip Generator., and . J. Comput., 13 (5): 555-563 (2018)Energy-Optimal Configurations for Single-Node HPC Applications., , , , , and . HPCS, page 448-454. IEEE, (2019)A Scalable Shared-Memory Parallel Simplex for Large-Scale Linear Programming., , and . CoRR, (2018)The Benefits of Low Operating Voltage Devices to the Energy Efficiency of Parallel Systems., , , , , and . CoRR, (2017)