( en | de | ru )

 

Disambiguation of "Buonanno, Giacomo"

Author of the publication

copydeleteadd this publication to your clipboard
CMOS Reliability Improvements Through a New Fault Tolerant Technique.

, , , and . ISCAS, page 83-86. IEEE, (1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Giacomo Ricciarelli

Giacomo D'Antonio

Giacomo Fornari

Giacomo Gazzaniga

Giacomo D'Antonio

 

Other publications of authors with the same name

Fault Detection in Sequential Circuits through Functional Testing., , and . DFT, page 191-198. IEEE Computer Society, (1993)A CMOS Fault Tolerant Architecture for Swith-Level Faults., , , and . DFT, page 10-18. IEEE Computer Society, (1994)Factors affecting ERP system adoption: A comparative analysis between SMEs and large companies., , , , , and . J. Enterp. Inf. Manag., 18 (4): 384-426 (2005)A new switching-level approach to multiple-output functions synthesis., , , and . VLSI Design, page 125-129. IEEE Computer Society, (1995)Using Critical Success Factors for Assessing Critical Activities in ERP Implementation within SMEs., , and . ICEIS (1), page 285-292. (2005)State assignment and testability of PLA-based finite state machines., and . Microprocess. Microprogramming, 35 (1-5): 391-398 (1992)Optimization techniques for multiple output function synthesis., , and . EURO-DAC, page 545-551. EEE Computer Society, (1991)Data Path Testability Analysis Based on BDDs., , and . ISCAS, page 2012-2014. IEEE, (1995)An approach to a design for testability personal consultant., , , and . Microprocessing and Microprogramming, 30 (1-5): 405-412 (1990)A high-level synthesis approach to design of fault-tolerant systems., , and . VTS, page 356-363. IEEE Computer Society, (1997)