Author of the publication

Fsimac: a fault simulator for asynchronous sequential circuits.

, , , , and . Asian Test Symposium, page 114-119. IEEE Computer Society, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

CAD Directions for High Performance Asynchronous Circuits., , , , , , and . DAC, page 116-121. ACM Press, (1999)Editorial - Selected papers from the 16th IEEE International Symposium on Asynchronous Circuits and Systems., and . IET Comput. Digit. Tech., 5 (4): 316-317 (2011)Synthesis of asynchronous control circuits with automatically generated relative timing assumptions., , , and . ICCAD, page 324-331. IEEE Computer Society, (1999)Average-Case Optimized Technology Mapping of One-Hot Domino CircuitsAverage-Case Optimized Transistor-Level Technology Mapping of Extended Burst-Mode Circuits., , , , , , , and . ASYNC, page 80-. IEEE Computer Society, (1998)Automatic synthesis of computation interference constraints for relative timing verification., and . ICCD, page 16-22. IEEE Computer Society, (2009)Relative Timing., , and . ASYNC, page 208-218. IEEE Computer Society, (1999)RAPPID: An Asynchronous Instruction Length Decoder., , , , , , , , , and . ASYNC, page 60-70. IEEE Computer Society, (1999)Fsimac: a fault simulator for asynchronous sequential circuits., , , , and . Asian Test Symposium, page 114-119. IEEE Computer Society, (2000)Relative Timing Based Verification of Timed Circuits and Systems., , and . ASYNC, page 115-124. IEEE Computer Society, (2002)CA-BIST for Asynchronous Circuits: A Case Study on the RAPPID Asynchronous Instruction Length Decoder., , , , and . ASYNC, page 62-72. IEEE Computer Society, (2000)