( en | de | ru )

 

Disambiguation of "Roivainen, Jussi"

Author of the publication

copydeleteadd this publication to your clipboard
Outline of a Thick Control Flow Architecture.

, , and . SBAC-PAD (Workshops), page 1-6. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jussi Pekonen

Jussi Kumpula

Jussi Grießinger

Narendra Jussien

Jussi Baade

 

Other publications of authors with the same name

Performance and programmability comparison of the thick control flow architecture and current multicore processors., , , , and . J. Supercomput., 78 (3): 3152-3183 (2022)REPLICA MBTAC: multithreaded dual-mode processor., , and . J. Supercomput., 74 (5): 1911-1933 (2018)Prototyping the MBTAC Processor for the REPLICA CMP., , and . IPDPS Workshops, page 709-716. IEEE Computer Society, (2014)Configurable Memory Organisation for Communication Applications., , and . DSD, page 86-93. IEEE Computer Society, (2002)Optimizing Memory Access in TCF Processors with Compute-Update Operations., , and . IPDPS Workshops, page 577-586. IEEE, (2020)Providing network connectivity for small appliances: a functionally minimized embedded Web server., , , , and . IEEE Commun. Mag., 39 (10): 74-79 (2001)Preliminary Performance and Memory Access Scalability Study of Thick Control Flow Processors., , , and . NorCAS, page 1-7. IEEE, (2023)Outline of a Thick Control Flow Architecture., , and . SBAC-PAD (Workshops), page 1-6. IEEE Computer Society, (2016)Supporting concurrent memory access in TCF-aware processor architectures., , , and . NORCAS, page 1-6. IEEE, (2017)Supporting concurrent memory access in TCF processor architectures., , , and . Microprocess. Microsystems, (2018)