Author of the publication

A Nonvolatile Associative Memory-Based Context-Driven Search Engine Using 90 nm CMOS/MTJ-Hybrid Logic-in-Memory Architecture.

, , , , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 4 (4): 460-474 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

High-throughput protocol converter based on an independent encoding/decoding scheme for asynchronous Network-on-Chip., and . ISCAS, page 157-160. IEEE, (2010)Asynchronous Stochastic Decoding of LDPC Codes: Algorithm and Simulation Model., , , and . IEICE Trans. Inf. Syst., 97-D (9): 2286-2295 (2014)High-Throughput Bit-Serial LDPC Decoder LSI Based on Multiple-Valued Asynchronous Interleaving., , and . IEICE Trans. Electron., 92-C (6): 867-874 (2009)Stochastic-Computing Based Brainwave LSI Towards an Intelligence Edge., , and . ICECS, page 434-437. IEEE, (2019)FPGA Implementation of Binarized Perceptron Learning Hardware Using CMOS Invertible Logic., , and . ICECS, page 115-116. IEEE, (2019)VLSI implementation of deep neural networks using integral stochastic computing., , , , and . ISTC, page 216-220. IEEE, (2016)Design of an STT-MTJ based true random number generator using digitally controlled probability-locked loop., , , and . NEWCAS, page 1-4. IEEE, (2015)Multi-Context TCAM-Based Selective Computing: Design Space Exploration for a Low-Power NN., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (1): 67-76 (2021)Fast Hardware-based Learning Algorithm for Binarized Perceptrons using CMOS Invertible Logic., , and . FLAP, 7 (1): 41-58 (2020)High-Throughput Low-Energy Self-Timed CAM Based on Reordered Overlapped Search Mechanism., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (3): 865-876 (2014)