( en | de | ru )

 

Disambiguation of "Huang, Jiun-Lang"

Author of the publication

copydeleteadd this publication to your clipboard
SDC-TPG: A Deterministic Zero-Inflation Parallel Test Pattern Generator.

, , , and . ATS, page 43-48. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jia-Jiun Yan

Jiun-Hao Wang

Jiun-Shan Chen

Shann-Jiun Chang

Jiun-Hung Yu

 

Other publications of authors with the same name

A SAR ADC missing-decision level detection and removal technique., , , and . VTS, page 31-36. IEEE Computer Society, (2012)On-Chip Random Jitter Testing Using Low Tap-Count Coarse Delay Lines.. J. Electron. Test., 22 (4-6): 387-398 (2006)LPTest: a Flexible Low-Power Test Pattern Generator., , and . J. Electron. Test., 25 (6): 323-335 (2009)Practical considerations in applying Σ-Δ modulation-based analog BIST to sampled-data systems., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 50 (9): 553-566 (2003)Diagnosing integrator leakage of single-bit first-order DeltaSigma modulator using DC input., , and . ASP-DAC, page 775-780. IEEE, (2009)An Efficient Peak Power Reduction Technique for Scan Testing., , and . ATS, page 111-114. IEEE, (2007)BDD-Based Self-Test Program Generation for Processor Cores., , , and . ITC-Asia, page 1-6. IEEE, (2023)Automatic Test Program Generation for Transition Delay Faults in Pipelined Processors., , , , and . ITC-Asia, page 1-6. IEEE, (2021)A Low-Cost Jitter Measurement Technique for BIST Applications., and . Asian Test Symposium, page 336-339. IEEE Computer Society, (2003)An IR-Drop Aware Test Pattern Generator for Scan-Based At-Speed Testing., , , , and . ATS, page 167-172. IEEE Computer Society, (2016)