( en | de | ru )

 

Disambiguation of "Doris, Kostas"

Author of the publication

copydeleteadd this publication to your clipboard
F6: Pushing the performance limit in data converters organizers: Venkatesh Srinivasan, Texas Instruments, Dallas, TX.

, , , and . ISSCC, page 515-517. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Philippos Doris

Kostas Papamantellos

Kostas Buraselis

Kostas Michaelides

Françoise Dorison

 

Other publications of authors with the same name

A novel analysis of the beam squinting in wideband phased array digital I/Q transmitters., , , and . ECCTD, page 1-4. IEEE, (2020)An 11b 1GS/s ADC with parallel sampling architecture to enhance SNDR for multi-carrier signals., , , , , , , and . ESSCIRC, page 121-124. IEEE, (2013)Time Interleaved ADC Mismatch Error Correction Technique in I/Q Digital Beamforming Receivers., , , , and . ISCAS, page 1-5. IEEE, (2021)Session 22 overview: Gigahertz data converters: Data converter subcommittee., , and . ISSCC, page 356-357. IEEE, (2018)F6: Pushing the performance limit in data converters organizers: Venkatesh Srinivasan, Texas Instruments, Dallas, TX., , , and . ISSCC, page 515-517. IEEE, (2017)A 14-Bit 30-MS/s 38-mW SAR ADC Using Noise Filter Gear Shifting., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 64-II (2): 116-120 (2017)A dynamic latched comparator for low supply voltages down to 0.45 V in 65-nm CMOS., , , and . ISCAS, page 2737-2740. IEEE, (2012)15.7 14b 35MS/S SAR ADC achieving 75dB SNDR and 99dB SFDR with loop-embedded input buffer in 40nm CMOS., , , and . ISSCC, page 1-3. IEEE, (2015)A broadband RF 65 nm CMOS front-end for cable TV reception., , , , , and . Microelectron. J., 39 (5): 703-710 (2008)A 480 mW 2.6 GS/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS., , , , and . IEEE J. Solid State Circuits, 46 (12): 2821-2833 (2011)