Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 120mm2 16Gb 4-MLC NAND Flash Memory with 43nm CMOS Technology., , , , , , , , , and 27 other author(s). ISSCC, page 430-431. IEEE, (2008)11.1 A 512Gb 3b/cell flash memory on 64-word-line-layer BiCS technology., , , , , , , , , and 47 other author(s). ISSCC, page 196-197. IEEE, (2017)A 19nm 112.8mm2 64Gb multi-level flash memory with 400Mb/s/pin 1.8V Toggle Mode interface., , , , , , , , , and 45 other author(s). ISSCC, page 422-424. IEEE, (2012)A 19 nm 112.8 mm2 64 Gb Multi-Level Flash Memory With 400 Mbit/sec/pin 1.8 V Toggle Mode Interface., , , , , , , , , and 22 other author(s). IEEE J. Solid State Circuits, 48 (1): 159-167 (2013)A 512Gb 3-bit/Cell 3D Flash Memory on 128-Wordline-Layer with 132MB/s Write Performance Featuring Circuit-Under-Array Technology., , , , , , , , , and 42 other author(s). ISSCC, page 218-220. IEEE, (2019)D-Pen: a digital pen system for public and business enterprises., , , and . IWFHR, page 269-274. IEEE Computer Society, (2004)A 151mm2 64Gb MLC NAND flash memory in 24nm CMOS technology., , , , , , , , , and 32 other author(s). ISSCC, page 198-199. IEEE, (2011)A 151-mm2 64-Gb 2 Bit/Cell NAND Flash Memory in 24-nm CMOS Technology., , , , , , , , , and 32 other author(s). IEEE J. Solid State Circuits, 47 (1): 75-84 (2012)A proposal of writer verification of hand written objects., , and . ICME (2), page 585-588. IEEE Computer Society, (2002)0-7803-7304-9.