( en | de | ru )

 

Disambiguation of "Ahn, Junwhan"

Author of the publication

copydeleteadd this publication to your clipboard
Zero and data reuse-aware fast convolution for deep neural networks on GPU.

, , , and . CODES+ISSS, page 33:1-33:10. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

John Ahn

Hyewon Ahn

Yongpal Ahn

Jochen Ahn

Rolf Ahn

 

Other publications of authors with the same name

Prediction Hybrid Cache: An Energy-Efficient STT-RAM Cache Architecture., , and . IEEE Trans. Computers, 65 (3): 940-951 (2016)Dynamic Power Management of Off-Chip Links for Hybrid Memory Cubes., , and . DAC, page 139:1-139:6. ACM, (2014)Isomorphism-Aware Identification of Custom Instructions With I/O Serialization., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (1): 34-46 (2013)PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture., , , and . ISCA, page 336-348. ACM, (2015)Lower-bits cache for low power STT-RAM caches., and . ISCAS, page 480-483. IEEE, (2012)Nonvolatile Write Buffer-Based Journaling Bypass for Storage Write Reduction in Mobile Devices., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (9): 1747-1759 (2018)AIM: Energy-Efficient Aggregation Inside the Memory Hierarchy., , and . ACM Trans. Archit. Code Optim., 13 (4): 34:1-34:24 (2016)THOR: Orchestrated thermal management of cores and networks in 3D many-core architectures., , , and . ASP-DAC, page 773-778. IEEE, (2015)DASCA: Dead Write Prediction Assisted STT-RAM Cache Architecture., , and . HPCA, page 25-36. IEEE Computer Society, (2014)Differential Write-Conscious Software Design on Phase-Change Memory: An SQLite Case Study., , , , , , and . ACM Trans. Design Autom. Electr. Syst., 21 (3): 47:1-47:25 (2016)