( en | de | ru )

 

Disambiguation of "Kvatinsky, Shahar"

Author of the publication

copydeleteadd this publication to your clipboard
Memory Processing Unit for in-memory processing.

, and . NANOARCH, page 171-172. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yuval Shahar

 

Other publications of authors with the same name

Modeling biochemical reactions and gene networks with memristors., , , and . BioCAS, page 1-4. IEEE, (2017)Logic with Unipolar Memristors - Circuits and Design Methodology., , , and . VLSI-SoC (Selected Papers), volume 508 of IFIP Advances in Information and Communication Technology, page 24-40. Springer, (2016)An RF memristor model and memristive single-pole double-throw switches., and . ISCAS, page 1-4. IEEE, (2017)Breaking the Conversion Wall in Mixed-Signal Systems Using Neuromorphic Data Converters., and . ECCTD, page 1-4. IEEE, (2020)Dark Memory and Accelerator-Rich System Optimization in the Dark Silicon Era., , , , and . IEEE Des. Test, 34 (2): 39-50 (2017)MultPIM: Fast Stateful Multiplication for Processing-in-Memory., , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (3): 1647-1651 (2022)Performing Stateful Logic Using Spin-Orbit Torque (SOT) MRAM., and . CoRR, (2022)Review of security techniques for memristor computing systems., , and . CoRR, (2022)PIMDB: Understanding Bulk-Bitwise Processing In-Memory Through Database Analytics., , , and . CoRR, (2022)Enabling Relational Database Analytical Processing in Bulk-Bitwise Processing-In-Memory., , and . SOCC, page 1-6. IEEE, (2023)