Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Set-Triggered-Parallel-Reset Memristor Logic for High-Density Heterogeneous-Integration Friendly Normally Off Applications., , , , , , , , , and 4 other author(s). IEEE Trans. Circuits Syst. II Express Briefs, 62-II (1): 80-84 (2015)Read circuits for resistive memory (ReRAM) and memristor-based nonvolatile Logics., , , , , , , , , and 2 other author(s). ASP-DAC, page 569-574. IEEE, (2015)A nonvolatile look-up table using ReRAM for reconfigurable logic., , , , , , , , , and 7 other author(s). A-SSCC, page 133-136. IEEE, (2014)Area-Efficient Embedded Resistive RAM (ReRAM) Macros Using Logic-Process Vertical-Parasitic-BJT (VPBJT) Switches and Read-Disturb-Free Temperature-Aware Current-Mode Read Scheme., , , , , , , , , and . IEEE J. Solid State Circuits, 49 (4): 908-916 (2014)RRAM-based 7T1R nonvolatile SRAM with 2x reduction in store energy and 94x reduction in restore energy for frequent-off instant-on applications., , , , , , , , and . VLSIC, page 76-. IEEE, (2015)ReRAM-based 4T2R nonvolatile TCAM with 7x NVM-stress reduction, and 4x improvement in speed-wordlength-capacity for normally-off instant-on filter-based search engines used in big-data processing., , , , , , , , , and 4 other author(s). VLSIC, page 1-2. IEEE, (2014)Challenges and Circuit Techniques for Energy-Efficient On-Chip Nonvolatile Memory Using Memristive Devices., , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 5 (2): 183-193 (2015)Low-Power MCU With Embedded ReRAM Buffers as Sensor Hub for IoT Applications., , , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 6 (2): 247-257 (2016)A low store energy and robust ReRAM-based flip-flop for normally off microprocessors., , , , , , , , and . ISCAS, page 2803-2806. IEEE, (2016)A High-Speed 7.2-ns Read-Write Random Access 4-Mb Embedded Resistive RAM (ReRAM) Macro Using Process-Variation-Tolerant Current-Mode Read Schemes., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 48 (3): 878-891 (2013)