Author of the publication

A 172.6mW 43.8GFLOPS energy-efficient scalable eight-core 3D graphics processor for mobile multimedia applications.

, , , , , and . A-SSCC, page 405-408. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

CDSP: an application-specific digital signal processor for third generation wireless communications., , and . IEEE Trans. Consumer Electronics, 47 (3): 672-677 (2001)Scalable module-based architecture for MPEG-4 BMA motion estimation., , , and . ISCAS (2), page 245-248. IEEE, (2001)On-chip Principal Component Analysis with a Mean Pre-estimation Method for Spike Sorting., , , and . ISCAS, page 3110-3113. IEEE, (2009)128-channel Spike Sorting Processor with a Parallel-folding Structure in 90nm Process., , and . ISCAS, page 1253-1256. IEEE, (2009)Level C+ data reuse scheme for motion estimation with corresponding coding orders., , , and . IEEE Trans. Circuits Syst. Video Techn., 16 (4): 553-558 (2006)Partial-result-reuse architecture and its design technique for morphological operations with flat structuring elements., , and . IEEE Trans. Circuits Syst. Video Techn., 15 (9): 1156-1169 (2005)A hardware accelerator for video segmentation using programmable morphology PE array., , and . ISCAS (4), page 341-344. IEEE, (2002)Multiple-lifting scheme: memory-efficient VLSI implementation for line-based 2-D DWT., , , , and . ISCAS (5), page 5190-5193. IEEE, (2005)Frame-level data reuse for motion-compensated temporal filtering., , , and . ISCAS, IEEE, (2006)Architecture design of stereo matching using belief propagation., , , , and . ISCAS, page 4109-4112. IEEE, (2010)