( en | de | ru )

 

Disambiguation of "Kawaguchi, Hiroshi"

Author of the publication

copydeleteadd this publication to your clipboard
A 2.4 pJ ferroelectric-based non-volatile flip-flop with 10-year data retention capability.

, , , , , , and . A-SSCC, page 21-24. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hirokazu Kawaguchi

Hiroshi Kawabe

Hiroshi Murata

Hiroshi Kubota

Hiroshi Uchida

 

Other publications of authors with the same name

Aggregation Efficiency-Aware Greedy Incremental Tree Routing for Wireless Sensor Networks., , , , , and . IEICE Trans. Commun., 89-B (10): 2741-2751 (2006)A Sub-mW H.264 Baseline-Profile Motion Estimation Processor Core with a VLSI-Oriented Block Partitioning Strategy and SIMD/Systolic-Array Architecture., , , , , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 89-A (12): 3623-3633 (2006)A 128-bit Chip Identification Generating Scheme Exploiting Load Transistors' Variation in SRAM Bitcells., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 95-A (12): 2226-2233 (2012)Closed-Form Expressions for Crosstalk Noise and Worst-Case Delay on Capacitively Coupled Distributed RC Lines., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 90-A (12): 2669-2681 (2007)Area Optimization in 6T and 8T SRAM Cells Considering Vth Variation in Future Processes., , , , , , and . IEICE Trans. Electron., 90-C (10): 1949-1956 (2007)An Opampless Second-Order MASH ΔΣ ADC with Using Gated Ring Oscillator Time-to-Digital Converter., , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 96-A (2): 434-442 (2013)A 10T Non-precharge Two-Port SRAM Reducing Readout Power for Video Processing., , , , , , , and . IEICE Trans. Electron., 91-C (4): 543-552 (2008)A Low-Power Multi Resolution Spectrum Sensing Architecture for a Wireless Sensor Network with Cognitive Radio., , , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 94-A (11): 2287-2294 (2011)An I/O-Sized ADC with Second-Order TDC and MOM Capacitor Voltage-to-Time Converter., , , , and . IEICE Trans. Electron., 98-C (6): 489-495 (2015)Error Propagation Analysis for Single Event Upset considering Masking Effects on Re-Convergent Path., , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 99-A (6): 1198-1205 (2016)