Author of the publication

Area-energy tradeoffs of logic wear-leveling for BTI-induced aging.

, , , , , and . Conf. Computing Frontiers, page 37-44. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Leveraging design diversity to counteract process variation: theory, method, and FPGA toolchain to increase yield and resilience in-situ., and . IET Comput. Digit. Tech., 13 (3): 250-261 (2019)Instance-incremental Classification of Imbalanced Bidding Fraud Data., and . ICAART (2), page 92-102. SciTePress, (2019)Fast Online Diagnosis and Recovery of Reconfigurable Logic Fabrics Using Design Disjunction., and . IEEE Trans. Computers, 65 (10): 3055-3069 (2016)Energy and Delay Tradeoffs of Soft-Error Masking for 16-nm FinFET Logic Paths: Survey and Impact of Process Variation in the Near-Threshold Region., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 64-II (6): 695-699 (2017)Hypergraph-Cover Diversity for Maximally-Resilient Reconfigurable Systems., and . HPCC/CSS/ICESS, page 1086-1092. IEEE, (2015)Scraping and Preprocessing Commercial Auction Data for Fraud Classification., and . CoRR, (2018)A Conceptual Framework for Successful E-commerce Smartphone Applications: The Context of GCC., , , , and . CoRR, (2019)Reactive rejuvenation of CMOS logic paths using self-activating voltage domains., , , , , , , and . ISCAS, page 2944-2947. IEEE, (2015)A Family of Scalable Non-Isolated Interleaved DC-DC Boost Converters With Voltage Multiplier Cells., , and . IEEE Access, (2019)Process variation immunity of alternative 16nm HK/MG-based FPGA logic blocks., and . MWSCAS, page 1-4. IEEE, (2015)