( en | de | ru )

 

Disambiguation of "Zhang, Runjie"

Author of the publication

copydeleteadd this publication to your clipboard
Tolerating the Consequences of Multiple EM-Induced C4 Bump Failures.

, , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (6): 2335-2344 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Zhang Zhang

Meng Zhang

Methods and implementations of road-network matching. TU München, (2009)

Shuying Zhang

Fuqing Zhang

Xinming Zhang

 

Other publications of authors with the same name

Transient voltage noise in charge-recycled power delivery networks for many-layer 3D-IC., , , , , and . ISLPED, page 152-158. IEEE, (2015)MTTF Enhancement Power-C4 Bump Placement Optimization., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (7): 1633-1639 (2019)Pre-RTL Voltage and Power Optimization for Low-Cost, Thermally Challenged Multicore Chips., , , , , and . ICCD, page 597-600. IEEE Computer Society, (2017)Architecture implications of pads as a scarce resource., , , , and . ISCA, page 373-384. IEEE Computer Society, (2014)A Multi-Agent System for E-Business Processes Monitoring in a Web-Based Environment., , , , and . ICEB, page 470-475. Academic Publishers/World Publishing Corporation, (2004)Convergence Analysis of the Strang Splitting Method for the Degasperis-Procesi Equation., and . Axioms, 12 (10): 946 (October 2023)Exponential Multistep Methods for Stiff Delay Differential Equations., , , and . Axioms, 11 (5): 185 (2022)A cross-layer design exploration of charge-recycled power-delivery in many-layer 3d-IC., , , , , and . DAC, page 133:1-133:6. ACM, (2015)Toward a Formal Theory of Belief, Capability and Promise Incorporating Temporal Aspect., , , , and . CEEMAS, volume 3690 of Lecture Notes in Computer Science, page 296-305. Springer, (2005)ArchFP: Rapid prototyping of pre-RTL floorplans., , , , and . VLSI-SoC, page 183-188. IEEE, (2012)