Author of the publication

Optimization of a Linked Cache Coherence Protocol for Scalable Manycore Coherence.

, , and . ARCS, volume 9637 of Lecture Notes in Computer Science, page 100-112. Springer, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

The MPI-Delphi Interface: A Visual Programming Environment for Clusters of Workstations., , , and . PDPTA, page 1730-1736. CSREA Press, (1999)Selective dynamic serialization for reducing energy consumption in hardware transactional memory systems., , , and . J. Supercomput., 68 (2): 914-934 (2014)Hardware transactional memory with software-defined conflicts., , , , , , , and . ACM Trans. Archit. Code Optim., 8 (4): 31:1-31:20 (2012)A Direct Coherence Protocol for Many-Core Chip Multiprocessors., , and . IEEE Trans. Parallel Distributed Syst., 21 (12): 1779-1792 (2010)Dealing with Transient Faults in the Interconnection Network of CMPs at the Cache Coherence Level., , , and . IEEE Trans. Parallel Distributed Syst., 21 (8): 1117-1131 (2010)An Architecture for High-Performance Scalable Shared-Memory Multiprocessors Exploiting On-Chip Integration., , , and . IEEE Trans. Parallel Distributed Syst., 15 (8): 755-768 (2004)Heterogeneous Interconnects for Energy-Efficient Message Management in CMPs., , and . IEEE Trans. Computers, 59 (1): 16-28 (2010)Design of an efficient communication infrastructure for highly contended locks in many-core CMPs., , and . J. Parallel Distributed Comput., 73 (7): 972-985 (2013)STIFT: A Spatio-Temporal Integrated Folding Tree for Efficient Reductions in Flexible DNN Accelerators., , , and . ACM J. Emerg. Technol. Comput. Syst., 19 (4): 32:1-32:20 (October 2023)Exploiting address compression and heterogeneous interconnects for efficient message management in tiled CMPs., , and . J. Syst. Archit., 56 (9): 429-441 (2010)