( en | de | ru )

 

Disambiguation of "Jiang, Yi-Min"

Author of the publication

copydeleteadd this publication to your clipboard
Performance-driven interconnection optimization for microarchitecture synthesis.

, , , and . EURO-DAC, page 118-123. IEEE Computer Society Press, (1992)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Min Jiang

Jiang Yi

Yi Min

Jiang-Yong Min

Min-Sang Yi

 

Other publications of authors with the same name

A Hybrid Power Model for RTL Power Estimation., , , , and . ASP-DAC, page 551-556. IEEE, (1998)Estimation for maximum instantaneous current through supply lines for CMOS circuits., , and . IEEE Trans. Very Large Scale Integr. Syst., 8 (1): 61-73 (2000)A method of batching conflict routings in shuffle-exchange networks., , , and . Theor. Comput. Sci., (2014)Congestion and Timing Aware Macro Placement Using Machine Learning Predictions from Different Data Sources: Cross-design Model Applicability and the Discerning Ensemble., , , , , , , and . ISPD, page 195-202. ACM, (2022)Delay testing considering power supply noise effects., , and . ITC, page 181-190. IEEE Computer Society, (1999)Analysis of Performance Impact Caused by Power Supply Noise in Deep Submicron Devices., and . DAC, page 760-765. ACM Press, (1999)Performance-driven interconnection optimization for microarchitecture synthesis., , , and . EURO-DAC, page 118-123. IEEE Computer Society Press, (1992)Estimation of maximum power supply noise for deep sub-micron designs., , and . ISLPED, page 233-238. ACM, (1998)Delay testing considering crosstalk-induced effects., , , and . ITC, page 558-567. IEEE Computer Society, (2001)HRM - A Hierarchical Simulator for Full-Chip Power Network Reliability Analysis., , and . ISQED, page 307-312. IEEE Computer Society, (2001)