Author of the publication

CORAL: Coarse-grained reconfigurable architecture for Convolutional Neural Networks.

, , , , and . ISLPED, page 1-6. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

PATH: Performance-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors., , , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (9): 1671-1684 (2018)High Area/Energy Efficiency RRAM CNN Accelerator with Kernel-Reordering Weight Mapping Scheme Based on Pattern Pruning., , , , , , , and . CoRR, (2020)STICKER-IM: A 65 nm Computing-in-Memory NN Processor Using Block-Wise Sparsity Optimization and Inter/Intra-Macro Data Reuse., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 57 (8): 2560-2573 (2022)A 65-nm Energy-Efficient Interframe Data Reuse Neural Network Accelerator for Video Applications., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 57 (8): 2574-2585 (2022)A 40-nm SONOS Digital CIM Using Simplified LUT Multiplier and Continuous Sample-Hold Sense Amplifier for AI Edge Inference., , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 31 (12): 2044-2052 (December 2023)Bit-Aware Fault-Tolerant Hybrid Retraining and Remapping Schemes for RRAM-Based Computing-in-Memory Systems., , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (7): 3144-3148 (2022)An RRAM-Based Digital Computing-in-Memory Macro With Dynamic Voltage Sense Amplifier and Sparse-Aware Approximate Adder Tree., , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (2): 416-420 (February 2023)Toward Low-Bit Neural Network Training Accelerator by Dynamic Group Accumulation., , , , , and . ASP-DAC, page 442-447. IEEE, (2022)A 28nm 1.07TFLOPS/mm2 Dynamic-Precision Training Processor with Online Dynamic Execution and Multi- Level-Aligned Block-FP Processing., , , , , , , and . CICC, page 1-2. IEEE, (2023)A 65nm 0.39-to-140.3TOPS/W 1-to-12b Unified Neural Network Processor Using Block-Circulant-Enabled Transpose-Domain Acceleration with 8.1 × Higher TOPS/mm2and 6T HBST-TRAM-Based 2D Data-Reuse Architecture., , , , , , , , , and 3 other author(s). ISSCC, page 138-140. IEEE, (2019)