Author of the publication

A parallel algorithm for constructing binary decision diagrams.

, and . ICCD, page 220-223. IEEE Computer Society, (1990)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Synthesis of parallel prefix adders considering switching activities., , and . ICCD, page 404-409. IEEE Computer Society, (2008)Time-efficient and TSV-aware 3D gated clock tree synthesis based on self-tuning spectral clustering., , , and . MWSCAS, page 1200-1203. IEEE, (2017)Multi-Operand Adder Synthesis Targeting FPGAs., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 94-A (12): 2579-2586 (2011)Issue Mechanism for Embedded Simultaneous Multithreading Processor., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 91-A (4): 1092-1100 (2008)Foreword.. IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 92-A (12): 2961 (2009)Sparse ternary connect: Convolutional neural networks using ternarized weights with enhanced sparsity., , and . ASP-DAC, page 190-195. IEEE, (2018)Transition-based coverage estimation for symbolic model checking., , , and . ASP-DAC, page 1-6. IEEE, (2006)14.7 A 4Gpixel/s 8/10b H.265/HEVC video decoder chip for 8K Ultra HD applications., , , , , , , , , and 1 other author(s). ISSCC, page 266-268. IEEE, (2016)Sparseness Ratio Allocation and Neuron Re-pruning for Neural Networks Compression., , , and . ISCAS, page 1-5. IEEE, (2018)A 7-Die 3D Stacked 3840×2160@120 fps Motion Estimation Processor., , , , and . IEICE Trans. Electron., 100-C (3): 223-231 (2017)