( en | de | ru )

 

Disambiguation of "Ahmed, Syed Zahid"

Author of the publication

copydeleteadd this publication to your clipboard
Medical images compression with clinical diagnostic quality using logarithmic DWT.

, , , , and . BHI, page 402-405. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ahmed Mian Syed

Syed Rafique Ahmed

Syed Rafeeq Ahmed

Syed Naeem Ahmed

Zahid Nasir

 

Other publications of authors with the same name

Synchronizing physiological data and video in a telemedicine application: A multimedia approach., , , , and . EMBC, page 181-185. IEEE, (2015)Medical images compression with clinical diagnostic quality using logarithmic DWT., , , , and . BHI, page 402-405. IEEE, (2016)Logarithmic Discrete Wavelet Transform for Medical Image Compression with Diagnostic Quality., , , , and . EAI Endorsed Trans. Pervasive Health Technol., 2 (8): e3 (2016)ARC 2014: Towards a Fast FPGA Implementation of a Heap-Based Priority Queue for Image Coding Using a Parallel Index-Aware Tree., , and . ACM Trans. Reconfigurable Technol. Syst., 9 (1): 8:1-8:16 (2015)Survey of New Trends in Industry for Programmable Hardware: FPGAs, MPPAs, MPSoCs, Structured ASICs, eFPGAs and New Wave of Innovation in FPGAs., , , and . FPL, page 291-297. IEEE Computer Society, (2010)MRAM Based eFPGAs: Programming and Silicon Flows, Exploration Environments, MRAM Current State in Industry and Its Unique Potentials for FPGAs., , , , , , , and . ReConFig, page 18-23. IEEE Computer Society, (2009)A power-efficient adaptive heapsort for fpga-based image coding application (abstract only)., , and . FPGA, page 247. ACM, (2014)Accelerating Heap-Based Priority Queue in Image Coding Application Using Parallel Index-Aware Tree Access., , and . ARC, volume 8405 of Lecture Notes in Computer Science, page 37-48. Springer, (2014)A Low DDR Bandwidth 100FPS 1080p Video 2D Discrete Wavelet Transform Implementation on FPGA (Abstract Only)., , , , and . FPGA, page 274. ACM, (2016)High-throughput parallel DWT hardware architecture implemented on an FPGA-based platform., , , , and . J. Real-Time Image Processing, 16 (6): 2043-2057 (2019)