( en | de | ru )

 

Disambiguation of "Jeong, Jaeyong"

Author of the publication

copydeleteadd this publication to your clipboard
A new 3-bit programming algorithm using SLC-to-TLC migration for 8MB/s high performance TLC NAND flash memory.

, , , , , , , , , , , , , , , , and . VLSIC, page 132-133. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Su-Jeong Jeong

Hyung-Gon Jeong

Hang-Kyun Jeong

Wonrae Jeong

Chang-Kyo Jeong

 

Other publications of authors with the same name

A new 3-bit programming algorithm using SLC-to-TLC migration for 8MB/s high performance TLC NAND flash memory., , , , , , , , , and 7 other author(s). VLSIC, page 132-133. IEEE, (2012)A read-disturb management technique for high-density NAND flash memory., , and . APSys, page 13:1-13:6. ACM, (2013)Improving NAND Endurance by Dynamic Program and Erase Scaling., , , and . HotStorage, USENIX Association, (2013)Kernel Smoothing Technique Based on Multiple-Coordinate System for Screening Potential Failures in NAND Flash Memory., , , , , and . VTS, page 1-7. IEEE, (2023)3D stackable cryogenic InGaAs HEMTs for heterogeneous and monolithic 3D integrated highly scalable quantum computing systems., , , , , , and . VLSI Technology and Circuits, page 328-329. IEEE, (2022)A 21 nm High Performance 64 Gb MLC NAND Flash Memory With 400 MB/s Asynchronous Toggle DDR Interface., , , , , , , , , and 12 other author(s). IEEE J. Solid State Circuits, 47 (4): 981-989 (2012)An Integrated Approach for Managing Read Disturbs in High-Density NAND Flash Memory., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (7): 1079-1091 (2016)An immersed interface method for acoustic wave equations with discontinuous coefficients in complex geometries., , and . J. Comput. Phys., (2021)Flashdefibrillator: a data recovery technique for retention failures in NAND flash memory., , and . NVMSA, page 1-6. IEEE, (2015)Dynamic Erase Voltage and Time Scaling for Extending Lifetime of NAND Flash-Based SSDs., , , , and . IEEE Trans. Computers, 66 (4): 616-630 (2017)