( en | de | ru )

 

Disambiguation of "Braun, Gunnar"

Author of the publication

copydeleteadd this publication to your clipboard
A Novel Methodology for the Design of Application-Specific Instruction-Set Processors.

, , and . Embedded Systems Handbook, CRC Press, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Gunnar Teichler

Untersuchungen zum Vergleich der Sehzeichen Landolt-Ring, E-Haken und Sloan-Buchstaben (ETDRS-Letters) sowie zur Reproduzierbarkeit der Visusbestimmung. Uni Gießen, (2009)

Gunnar Sander

Genetik und Regulation des Staphylococcus aureus Small Colony Variant Phänotyps. Uni Münster, (2009)

Gunnar Mathiesen

Gunnar Winkler

Gunnar Schwieger

 

Other publications of authors with the same name

RTL Processor Synthesis for Architecture Exploration and Implementation., , , , , , , and . DATE, page 156-160. IEEE Computer Society, (2004)Generating production quality software development tools using a machine description language., , , , and . DATE, page 674-678. IEEE Computer Society, (2001)A Novel Methodology for the Design of Application-Specific Instruction-Set Processors., , and . Embedded Systems Handbook, CRC Press, (2005)Using static scheduling techniques for the retargeting of high speed, compiled simulators for embedded processors from an abstract machine description., , , and . ISSS, page 57-62. ACM / IEEE Computer Society, (2001)A universal technique for fast and flexible instruction-set architecture simulation., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (12): 1625-1639 (2004)A universal technique for fast and flexible instruction-set architecture simulation., , , , , and . DAC, page 22-27. ACM, (2002)Instruction encoding synthesis for architecture exploration using hierarchical processor models., , , , , , and . DAC, page 262-267. ACM, (2003)Architecture Implementation Using the Machine Description Language LISA., , , , and . ASP-DAC/VLSI Design, page 239-244. IEEE Computer Society, (2002)A survey on modeling issues using the machine description language LISA., , , and . ICASSP, page 1137-1140. IEEE, (2001)