Author of the publication

Supporting Cache Coherence in Heterogeneous Multiprocessor Systems.

, , and . DATE, page 1150-1157. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

SimWare: A Holistic Warehouse-Scale Computer Simulator., and . Computer, 45 (9): 48-55 (2012)Multiobjective Microarchitectural Floorplanning for 2-D and 3-D ICs., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (1): 38-52 (2007)Pragmatic Integration of an SRAM Row Cache in Heterogeneous 3-D DRAM Architecture Using TSV., , and . IEEE Trans. Very Large Scale Integr. Syst., 21 (1): 1-13 (2013)Region-based caching: an energy-delay efficient memory architecture for embedded processors., and . CASES, page 120-127. ACM, (2000)Adaptive transaction scheduling for transactional memory systems., and . SPAA, page 169-178. ACM, (2008)Kicking the tires of software transactional memory: why the going gets tough., , , , , and . SPAA, page 265-274. ACM, (2008)Chasing Carbon: The Elusive Environmental Footprint of Computing., , , , , , , and . IEEE Micro, 42 (4): 37-47 (2022)Energy-Efficient Network Memory for Ubiquitous Devices., , , , and . IEEE Micro, 23 (5): 60-70 (2003)Near-Memory Processing in Action: Accelerating Personalized Recommendation With AxDIMM., , , , , , , , , and 10 other author(s). IEEE Micro, 42 (1): 116-127 (2022)Profile-guided microarchitectural floor planning for deep submicron processor design., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (7): 1289-1300 (2006)