( en | de | ru )

 

Disambiguation of "Babaie, Masoud"

Author of the publication

copydeleteadd this publication to your clipboard
15.5 Cryo-CMOS circuits and systems for scalable quantum computing.

, , , , , , , , , , , and . ISSCC, page 264-265. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tahereh Babaie

Masoud Ansari

Masoud Rafizadeh

Masoud Khiabanchian

Masoud Jannat

 

Other publications of authors with the same name

Cryo-CMOS Circuits and Systems for Quantum Computing Applications., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 53 (1): 309-321 (2018)A Class-F CMOS Oscillator., and . IEEE J. Solid State Circuits, 48 (12): 3120-3133 (2013)Third-harmonic injection technique applied to a 5.87-to-7.56GHz 65nm CMOS Class-F oscillator with 192dBc/Hz FOM., and . ISSCC, page 348-349. IEEE, (2013)Precision motion control for an X-Y table using the LOLIMOT Neuro-Fuzzy Friction compensation., and . ROBIO, page 2300-2304. IEEE, (2007)A Scalable Cryo-CMOS Controller for the Wideband Frequency-Multiplexed Control of Spin Qubits and Transmons., , , , , , , , , and 14 other author(s). IEEE J. Solid State Circuits, 55 (11): 2930-2946 (2020)A Fractional-N Digitally Intensive PLL Achieving 428-fs Jitter and pp Supply Ripple., , , and . IEEE J. Solid State Circuits, 57 (6): 1749-1764 (2022)A 1-GS/s 6-8-b Cryo-CMOS SAR ADC for Quantum Computing., , , , , , , and . IEEE J. Solid State Circuits, 58 (7): 2016-2027 (2023)Interconnects for DNA, Quantum, In-Memory, and Optical Computing: Insights From a Panel Discussion., , , , , , , , , and . IEEE Micro, 42 (3): 40-49 (2022)A 0.5-3GHz Receiver with a Parallel Preselect Filter Achieving 120dB/dec Channel Selectivity and +28dBm Out-of-Band IIP3., , and . CICC, page 11-12. IEEE, (2022)A 2.6-to-4.1GHz Fractional-N Digital PLL Based on a Time-Mode Arithmetic Unit Achieving -249.4dB FoM and -59dBc Fractional Spurs., , , , , , , , , and 3 other author(s). ISSCC, page 380-382. IEEE, (2022)