( en | de | ru )

 

Disambiguation of "Kim, Jong Tae"

Author of the publication

copydeleteadd this publication to your clipboard
A Study Using a Monte Carlo Method of the Optimal Configuration of a Distribution Network in Terms of Power Loss Sensing.

, , , , , , and . Sensors, 11 (8): 7823-7834 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jong Kim

Tae-jong Yang

Tae-hy Kim

Tae-San Kim

Tae-Hwan Kim

 

Other publications of authors with the same name

VLSI Design of Multiple Specifications Viterbi Decoder., , , and . ICWN, page 497-502. CSREA Press, (2006)Smartphone Image Receiver Architecture for Optical Camera Communication., , and . Wireless Personal Communications, 93 (4): 1043-1066 (2017)Architecture of RETE Network Hardware Accelerator for Real-Time Context-Aware System., , , , , , and . KES (1), volume 4251 of Lecture Notes in Computer Science, page 401-408. Springer, (2006)An SoC-Based Context-Aware System Architecture., , , , , , and . KES, volume 3215 of Lecture Notes in Computer Science, page 573-580. Springer, (2004)Delay-Tolerant Multiplexed Stimulation and Its Processing Method for Multi-Channel Active Sensors., and . IEEE Access, (2018)A Study Using a Monte Carlo Method of the Optimal Configuration of a Distribution Network in Terms of Power Loss Sensing., , , , , , and . Sensors, 11 (8): 7823-7834 (2011)A soft error mitigation technique for constrained gate-level designs., and . IEICE Electron. Express, 5 (18): 698-704 (2008)Encoding-Based Tamper-Resistant Algorithm for Mobile Device Security., , , and . International Conference on Computational Science (4), volume 4490 of Lecture Notes in Computer Science, page 578-581. Springer, (2007)Sliding-Windowed Compensated Multiplexing for Nonstatic Targets in Tactile Sensor Arrays., and . IEEE Trans. Ind. Electron., 69 (4): 4254-4263 (2022)High Performance Single Chip Implementation for a Digital Protective Relay Using FPGA., , and . ESA/VLSI, page 504-508. CSREA Press, (2004)