( en | de | ru )

 

Disambiguation of "Lee, Hyein"

Author of the publication

copydeleteadd this publication to your clipboard
Measuring progress and value of IC implementation technology.

, , and . ICCAD, page 27. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Xavier Lee Lee

Bongsoo Lee

The role of negative regulators in coordination of the Myxococcus xanthus developmental program. Uni Marburg, (2009)

Min-Hi Lee

Induction and regulation of antiviral defence mechanisms through intracytoplasmic sensors. HU Berlin, (2009)

Nathaniel Lee

Semin Lee

 

Other publications of authors with the same name

A Determination Scheme for Quasi-Identifiers Using Uniqueness and Influence for De-Identification of Clinical Data., , , , , and . CoRR, (2018)Heuristic Methods for Fine-Grain Exploitation of FDSOI., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (10): 2860-2871 (2020)A Determination Scheme for Quasi-Identifiers Using Uniqueness and Influence for De-Identification of Clinical Data., , , , , and . J. Medical Imaging Health Informatics, 10 (2): 295-303 (2020)A Review on Benefits of IoT Integrated Blockchain based Supply Chain Management Implementations across Different Sectors with Case Study., , , , and . ICACT, page 138-141. IEEE, (2019)MAScreen: Augmenting Speech with Visual Cues of Lip Motions, Facial Expressions, and Text Using a Wearable Display., , and . SIGGRAPH ASIA Emerging Technologies, page 2:1-2:2. ACM, (2020)VirtualComponent: A Mixed-Reality Tool for Designing and Tuning Breadboarded Circuits., , , , and . CHI, page 177. ACM, (2019)High-performance gate sizing with a signoff timer., , , , and . ICCAD, page 450-457. IEEE, (2013)Vertical M1 Routing-Aware Detailed Placement for Congestion and Wirelength Reduction in Sub-10nm Nodes., , , , , and . DAC, page 51:1-51:6. ACM, (2017)Minimum implant area-aware gate sizing and placement., and . ACM Great Lakes Symposium on VLSI, page 57-62. ACM, (2014)Pulse Width Allocation and Clock Skew Scheduling: Optimizing Sequential Circuits Based on Pulsed Latches., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (3): 355-366 (2010)