( en | de | ru )

 

Disambiguation of "Cao, Jun"

Author of the publication

copydeleteadd this publication to your clipboard
A 195mW / 55mW dual-path receiver AFE for multistandard 8.5-to-11.5 Gb/s serial links in 40nm CMOS.

, , , , , , , , and . ISSCC, page 34-35. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jun Cao

Jun Jun Lu

Jingjing Cao

Yang Cao

Yude Cao

 

Other publications of authors with the same name

Session 25 - 20 Gb/s transmitters and receivers., and . CICC, page 1. IEEE, (2015)Systematic analysis of the Plk-mediated phosphoregulation in eukaryotes., , , , , , and . Briefings Bioinform., 14 (3): 344-360 (2013)Online Correction Method for the Registration Error between TSMFTIS Detector and Interferogram., , , , and . Sensors, 20 (4): 1195 (2020)A hybrid adaptive-gridding immersed-boundary lattice Boltzmann method for viscous flow simulations., , , and . Appl. Math. Comput., (2015)Simulation of Acid-base Condition and Copper Speciation in the Fish Gill Microenvironment., , , , , and . Comput. Chem., 25 (3): 215-222 (2001)Deep Learning-Based Online Small Signal Stability Assessment of Power Systems with Renewable Generation., and . SmartWorld/SCALCOM/UIC/ATC/CBDCom/IOP/SCI, page 216-221. IEEE, (2018)A 112-Gb/s Serial Link Transceiver With Three-Tap FFE and 18-Tap DFE Receiver for up to 43-dB Insertion Loss Channel in 7-nm FinFET Technology., , , , , , , , , and 9 other author(s). IEEE J. Solid State Circuits, 59 (1): 8-18 (January 2024)A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8× oversampling ratio., , , , , , and . IEEE J. Solid State Circuits, 35 (12): 1820-1828 (2000)A Fully Integrated 10-Gb/s Receiver With Adaptive Optical Dispersion Equalizer in 0.13-µm CMOS., , , , , , and . IEEE J. Solid State Circuits, 42 (4): 872-880 (2007)A hierarchical neural network architecture for handwritten numeral recognition., , and . Pattern Recognit., 30 (2): 289-294 (1997)