Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Processing assessment and adhesion evaluation of copper through-silicon vias (TSVs) for three-dimensional stacked-integrated circuit (3D-SIC) architectures., , , , , , , , and . Microelectron. Reliab., 50 (9-11): 1636-1640 (2010)Impact of interconnect resistance increase on system performance of low power and high performance designs., , , , and . SLIP, page 85-90. ACM, (2006)Design Issues and Considerations for Low-Cost 3-D TSV IC Technology., , , , , , , , , and 27 other author(s). IEEE J. Solid State Circuits, 46 (1): 293-307 (2011)300mm wafer thinning and backside passivation compatibility with temporary wafer bonding for 3D stacked IC applications., , , , , , , , , and . 3DIC, page 1-4. IEEE, (2010)A novel concept for ultra-low capacitance via-last TSV., , , , , and . 3DIC, page 1-4. IEEE, (2010)In-tier diagnosis of power domains in 3D TSV ICs., , , , , , , , , and 1 other author(s). 3DIC, page 1-6. IEEE, (2011)TSV metrology and inspection challenges., , , , , , , , , and 6 other author(s). 3DIC, page 1-4. IEEE, (2009)Verifying electrical/thermal/thermo-mechanical behavior of a 3D stack - Challenges and solutions., , , , , , , , , and 8 other author(s). CICC, page 1-4. IEEE, (2010)Design issues and considerations for low-cost 3D TSV IC technology., , , , , , , , , and 24 other author(s). ISSCC, page 148-149. IEEE, (2010)Die stacking using 3D-wafer level packaging copper/polymer through-si via technology and Cu/Sn interconnect bumping., , , , , , , , and . 3DIC, page 1-4. IEEE, (2009)