Author of the publication

Design and management of high-performance, reliable and thermal-aware 3D networks-on-chip.

, , , , , and . IET Circuits Devices Syst., 6 (5): 308-321 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design space exploration of thermal-aware many-core systems., , , , and . J. Syst. Archit., 59 (10-D): 1197-1213 (2013)Dual Monitoring Communication for Self-Aware Network-on-Chip: Architecture and Case Study., , , and . Int. J. Adapt. Resilient Auton. Syst., 3 (3): 72-91 (2012)Using Ant Colony System to Consolidate VMs for Green Cloud Computing., , , , , , and . IEEE Trans. Serv. Comput., 8 (2): 187-198 (2015)Parallel imperialist competitive algorithms., , , , , and . Concurr. Comput. Pract. Exp., (2018)SB-Router: A Swapped Buffer Activated Low Latency Network-on-Chip Router., , and . IEEE Access, (2021)Semi-Serial On-Chip Link Implementation for Energy Efficiency and High Throughput., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 20 (12): 2265-2277 (2012)Energy-Efficient Navigation of an Autonomous Swarm with Adaptive Consciousness., , , , and . Remote. Sens., 13 (6): 1059 (2021)Design and management of high-performance, reliable and thermal-aware 3D networks-on-chip., , , , , and . IET Circuits Devices Syst., 6 (5): 308-321 (2012)Boosting performance of self-timed delay-insensitive bit parallel on-chip interconnects., , , , , and . IET Circuits Devices Syst., 5 (6): 505-517 (2011)Analysis of Monitoring Structures for Network-on-Chip: A Distributed Approach., , , and . Int. J. Embed. Real Time Commun. Syst., 2 (1): 49-67 (2011)