Author of the publication

A power-efficient 3-D on-chip interconnect for multi-core accelerators with stacked L2 cache.

, , , , and . DATE, page 1465-1468. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name