( en | de | ru )

 

Disambiguation of "Sechen, Carl"

Author of the publication

copydeleteadd this publication to your clipboard
A field programmable transistor array featuring single-cycle partial/full dynamic reconfiguration.

, , , , , and . DATE, page 1336-1341. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Lars-Anders Carlson

Jörg Carls

Petra Carl

Gunter Carl

Wolfgang Carl

 

Other publications of authors with the same name

A parallel standard cell placement algorithm., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (11): 1342-1357 (1997)Timing- and crosstalk-driven area routing., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (4): 528-544 (2001)A MEMS-Assisted Temperature Sensor With 20-µK Resolution, Conversion Rate of 200 S/s, and FOM of 0.04 pJK2., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 52 (1): 185-197 (2017)Mickey: a macro cell global router., and . EURO-DAC, page 248-252. EEE Computer Society, (1991)Chip-level area routing., , and . ISPD, page 197-204. ACM, (1998)Chip-Planning, Placement, and Global Routing of Macro/Custom Cell Integrated Circuits Using Simulated Annealing.. DAC, page 73-80. ACM, (1988)Timing and Crosstalk Driven Area Routing., , and . DAC, page 378-381. ACM Press, (1998)Clock-delayed domino for dynamic circuit design., and . IEEE Trans. Very Large Scale Integr. Syst., 8 (4): 425-430 (2000)Post-synthesis leakage power minimization., and . DATE, page 99-104. IEEE, (2012)Extending the Lifetime of Coarse-Grained Runtime Reconfigurable FPGAs by Balancing Processing Element Usage., , , , and . FPT, page 291-294. IEEE, (2019)