( en | de | ru )

 

Disambiguation of "Deguchi, Jun"

Author of the publication

copydeleteadd this publication to your clipboard
Session 4 overview: Imagers.

, , and . ISSCC, page 64-65. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Masahisa Deguchi

Jun Jun Lu

Jun Li

Jun Yang

Jun Yang

 

Other publications of authors with the same name

A 25.6Gb/s Uplink-Downlink Interface Employing PAM-4-Based 4-Channel Multiplexing and Cascaded CDR Circuits in Ring Topology for High-Bandwidth and Large-Capacity Storage Systems., , , , , , , , , and 2 other author(s). ISSCC, page 478-480. IEEE, (2019)FPGA-based CNN Processor with Filter-Wise-Optimized Bit Precision., , , , , and . A-SSCC, page 47-50. IEEE, (2018)A fully integrated 2×1 dual-band direct-conversion transceiver with dual-mode fractional divider and noise-shaping TIA for mobile WiMAX SoC in 65nm CMOS., , , , , , , , , and 3 other author(s). ISSCC, page 456-457. IEEE, (2010)A 1.4Mpixel CMOS image sensor with multiple row-rescan based data sampling for optical camera communication., , , , , , , and . A-SSCC, page 17-20. IEEE, (2014)Session 4 overview: Imagers., , and . ISSCC, page 64-65. IEEE, (2017)Quantization Strategy for Pareto-optimally Low-cost and Accurate CNN., , , , , , and . AICAS, page 1-4. IEEE, (2021)RaLLe: A Framework for Developing and Evaluating Retrieval-Augmented Large Language Models., , , , , , and . EMNLP (Demos), page 52-69. Association for Computational Linguistics, (2023)Time-domain neural network: A 48.5 TSOp/s/W neuromorphic chip optimized for deep learning and CMOS technology., , , and . A-SSCC, page 25-28. IEEE, (2016)Development of a High Speed Vision System for Mobile Robots., , , , , , , and . IROS, page 1372-1377. IEEE, (2006)A 25.6-Gb/s Interface Employing PAM-4-Based Four-Channel Multiplexing and Cascaded Clock and Data Recovery Circuits in Ring Topology for High-Bandwidth and Large-Capacity Storage Systems., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 57 (5): 1517-1526 (2022)