Author of the publication

8.8 iRazor: 3-transistor current-based error detection and correction in an ARM Cortex-R4 processor.

, , , , , , , and . ISSCC, page 160-162. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

All-digital SoC thermal sensor using on-chip high order temperature curvature correction., , , , , and . CICC, page 1-4. IEEE, (2015)An Adaptive Body-Biaslna SoC Using in Situ Slack Monitoring for Runtime Replica Calibration., , , , , , , , , and . VLSI Circuits, page 63-64. IEEE, (2018)17.3 A reconfigurable dual-port memory with error detection and correction in 28nm FDSOI., , , , , and . ISSCC, page 310-312. IEEE, (2016)A Self-Tuning IoT Processor Using Leakage-Ratio Measurement for Energy-Optimal Operation., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 55 (1): 87-97 (2020)8.8 iRazor: 3-transistor current-based error detection and correction in an ARM Cortex-R4 processor., , , , , , , and . ISSCC, page 160-162. IEEE, (2016)A 1920 × 1080 30-frames/s 2.3 TOPS/W Stereo-Depth Processor for Energy-Efficient Autonomous Navigation of Micro Aerial Vehicles., , , , , , , , , and . IEEE J. Solid State Circuits, 53 (1): 76-90 (2018)iRazor: Current-Based Error Detection and Correction Scheme for PVT Variation in 40-nm ARM Cortex-R4 Processor., , , , , , , and . IEEE J. Solid State Circuits, 53 (2): 619-631 (2018)A 6.4pJ/Cycle Self-Tuning Cortex-M0 IoT Processor Based on Leakage-Ratio Measurement for Energy-Optimal Operation Across Wide-Range PVT Variation., , , , , , , , , and 3 other author(s). ISSCC, page 314-315. IEEE, (2019)A 224 PW 260 PPM/°C Gate-Leakage-Based Timer for Ultra-Low Power Sensor Nodes with Second-Order Temperature Dependency Cancellation., , , , , , , and . VLSI Circuits, page 117-118. IEEE, (2018)A 4 + 2T SRAM for Searching and In-Memory Computing With 0.3-V VDDmin., , , , , , , , , and . IEEE J. Solid State Circuits, 53 (4): 1006-1015 (2018)