Author of the publication

Area-efficient transient power-rail electrostatic discharge clamp circuit with mis-triggering immunity in a 65-nm CMOS process.

, , , , , and . Sci. China Inf. Sci., 59 (4): 042407:1-042407:9 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A novel fault-tolerant control strategy for Near Space Hypersonic Vehicles via Least Squares Support Vector Machine and Backstepping method., , and . ICAC, page 174-182. IEEE, (2016)Delay-locked loop based clock and data recovery with wide operating range and low jitter in a 65-nm CMOS process., , , and . I. J. Circuit Theory and Applications, 45 (6): 851-858 (2017)A 10b, 0.7ps resolution coarse-fine time-to-digital converter in 65nm CMOS using a time residue amplifier., , and . ASICON, page 1-4. IEEE, (2015)Study on the Rainfall Interpolation Algorithm of Distributed Hydrological Model Based on RS., , and . CCTA (2), volume 345 of IFIP Advances in Information and Communication Technology, page 700-705. Springer, (2010)The Application of Three-Dimensional Visualization Technology in Village Information Service Platform., , and . CCTA (3), volume 346 of IFIP Advances in Information and Communication Technology, page 41-45. Springer, (2010)A Short-Time Three-Phase Single-Rail Precharge Logic against Differential Power Analysis., , and . IEICE Trans. Electron., 99-C (8): 956-962 (2016)Design of novel, semi-transparent flip-flops (STFF) for high speed and low power application., , , , and . Sci. China Inf. Sci., 55 (10): 2390-2398 (2012)Design of a novel ternary SRAM sense amplifier using CNFET., , , and . ASICON, page 207-210. IEEE, (2017)Research Notes: User Identification Model Based on Mouse Behaviors., , , , and . International Journal of Software Engineering and Knowledge Engineering, 28 (2): 175-192 (2018)A novel low-power and high-speed dual-modulus prescaler based on extended true single-phase clock logic., , , and . ISCAS, page 2751-2754. IEEE, (2016)