Author of the publication

Detectability of CMOS stuck-open faults using random and pseudorandom test sequences.

, and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 7 (9): 933-946 (1988)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Investigation into Statistical Properties of Partitioning and Floorplanning Problems., and . DAC, page 382-387. ACM Press, (1989)VYUHA: A detailed router for multiple routing models., and . Integr., 11 (2): 141-157 (1991)A hardware accelerator for hierarchical VLSI routing., and . Integr., 7 (3): 283-302 (1989)On the relation between wire length distributions and placement of logic on master slice ICs., and . DAC, page 710-711. ACM/IEEE, (1984)Statistical Analysis of Controllability., and . VLSI Design, page 55-60. IEEE Computer Society, (1993)Flexible Transistor Matrix (FTM)., and . DAC, page 475-480. ACM, (1991)Detectability of CMOS stuck-open faults using random and pseudorandom test sequences., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 7 (9): 933-946 (1988)Estimating the minimum of partitioning and floorplanning problems., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 10 (2): 273-282 (1991)Parallel Placement on Hypercube Architecture., and . ICPP (3), page 97-101. Pennsylvania State University Press, (1989)0-271-00686-2.On the Distribution of Fault Coverage and Test length in Random Testing of Combinational Circuits., and . DAC, page 341-346. IEEE Computer Society Press, (1992)