Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

The design and implementation of a low-latency on-chip network., , and . ASP-DAC, page 164-169. IEEE, (2006)An Energy and Performance Exploration of Network-on-Chip Architectures., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (3): 319-329 (2009)CHERI: A Hardware-Software System to Support the Principle of Least Privilege., , and . ERCIM News, (2016)Thunderclap: Exploring Vulnerabilities in Operating System IOMMU Protection via DMA from Untrustworthy Peripherals., , , , , , and . NDSS, The Internet Society, (2019)How Flexible is CXL's Memory Protection?: Replacing a sledgehammer with a scalpel., , and . ACM Queue, 21 (3): 54-64 (2023)JMA: The Java-Multithreading Architecture for Embedded Processors., and . ICCD, page 527-. IEEE Computer Society, (2002)CheriRTOS: A Capability Model for Embedded Devices., , , , , , , , , and 6 other author(s). ICCD, page 92-99. IEEE Computer Society, (2018)Position Paper: Defending Direct Memory Access with CHERI Capabilities., , , , , and . HASP@MICRO, page 7:1-7:9. ACM, (2020)Managing the FPGA memory wall: Custom computing or vector processing?, , , and . FPL, page 1-6. IEEE, (2013)A Network of Time-Division Multiplexed Wiring for FPGAs., , and . NOCS, page 35-44. IEEE Computer Society, (2008)