Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

I-LUTSim: An iterative look-up table based thermal simulator for 3-D ICs.

C. Pan, Y. Lee, P. Huang, C. Yang, C. Lin, C. Lee, Y. Chou, and D. Kwai. ASP-DAC, page 151-156. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Remi Chou

Yung Liu

Joseph Chou

Maria Chou

Mike Chou

Other publications of authors with the same name

Small delay testing for TSVs in 3-D ICs.S. Huang, Y. Lin, K. Tsai, W. Cheng, S. Sunter, Y. Chou, and D. Kwai. DAC, page 1031-1036. ACM, (2012)Enabling inter-die co-optimization in 3-D IC with TSVs.C. Lin, T. Tseng, Y. Chou, C. Lee, and D. Kwai. VLSI-DAT, page 1-4. IEEE, (2013)A SAR ADC missing-decision level detection and removal technique.J. Huang, X. Huang, Y. Chou, and D. Kwai. VTS, page 31-36. IEEE Computer Society, (2012)Temperature-aware online testing of power-delivery TSVs.H. Fu, S. Huang, D. Kwai, and Y. Chou. 3DIC, page TS10.3.1-TS10.3.6. IEEE, (2015)Parametric Delay Test of Post-Bond Through-Silicon Vias in 3-D ICs via Variable Output Thresholding Analysis.Y. Lin, S. Huang, K. Tsai, W. Cheng, S. Sunter, Y. Chou, and D. Kwai. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (5): 737-747 (2013)In-Situ Method for TSV Delay Testing and Characterization Using Input Sensitivity Analysis.J. You, S. Huang, Y. Lin, M. Tsai, D. Kwai, Y. Chou, and C. Wu. IEEE Trans. Very Large Scale Integr. Syst., 21 (3): 443-453 (2013)Reactivation of Spares for Off-Chip Memory Repair After Die Stacking in a 3-D IC With TSVs.Y. Chou, D. Kwai, M. Shieh, and C. Wu. IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (9): 2343-2351 (2013)Time-to-Digital Converter Compiler for On-Chip Instrumentation.C. Wu, S. Huang, Y. Chou, and D. Kwai. IEEE Des. Test, 37 (4): 101-107 (2020)A built-in self-test scheme for 3D RAMs.Y. You, C. Chou, J. Li, C. Lo, D. Kwai, Y. Chou, and C. Wu. ITC, page 1-9. IEEE Computer Society, (2012)An FPGA-based test platform for analyzing data retention time distribution of DRAMs.C. Hou, J. Li, C. Lo, D. Kwai, Y. Chou, and C. Wu. VLSI-DAT, page 1-4. IEEE, (2013)

BibSonomy

Disambiguation of "Chou, Yung-Fa"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

I-LUTSim: An iterative look-up table based thermal simulator for 3-D ICs.

Please choose a person to relate this publication to

Remi Chou

Yung Liu

Joseph Chou

Maria Chou

Mike Chou

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Chou, Yung-Fa"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML I-LUTSim: An iterative look-up table based thermal simulator for 3-D ICs.

Please choose a person to relate this publication to

Remi Chou

Yung Liu

Joseph Chou

Maria Chou

Mike Chou

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

I-LUTSim: An iterative look-up table based thermal simulator for 3-D ICs.