Author of the publication

Energy-efficient exclusive last-level hybrid caches consisting of SRAM and STT-RAM.

, , , and . VLSI-SoC, page 183-188. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Lower-bits cache for low power STT-RAM caches., and . ISCAS, page 480-483. IEEE, (2012)Exploiting Early Partial Reconfiguration of Run-Time Reconfigurable FPGAs in Embedded Systems Design., , and . FPGA, page 247. ACM, (1999)Self-timed divider based on RSD number system., and . IEEE Trans. Very Large Scale Integr. Syst., 4 (2): 292-295 (1996)Partial bus-invert coding for power optimization of application-specific systems., , and . IEEE Trans. Very Large Scale Integr. Syst., 9 (2): 377-383 (2001)Performance improvement of geographically distributed cosimulation by hierarchically grouped messages., , and . IEEE Trans. Very Large Scale Integr. Syst., 8 (5): 492-502 (2000)An Efficient and Accurate Stochastic Number Generator Using Even-Distribution Coding., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (12): 3056-3066 (2018)Fast functional simulation: an incremental approach., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 7 (7): 765-774 (1988)Optimal mapping of program overlays onto many-core platforms with limited memory capacity., , and . Des. Autom. Embed. Syst., 21 (3-4): 173-194 (2017)ExtraV: Boosting Graph Processing Near Storage with a Coherent Accelerator., , , , , , , and . Proc. VLDB Endow., 10 (12): 1706-1717 (2017)Power-conscious Scheduling for Real-time Embedded Systems Design., , and . VLSI Design, 12 (2): 139-150 (2001)